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Abstract- This paper presents a new approach to detect 
analogue catastrophic faults via digital modelling for an 
analogue filter. Area of interest in this paper is to prove 
that analogue circuit can be translated into logic gates 
(0’s or 1’s) and investigates the effectiveness of 
analogue fault (short and open) in analogy approximate 
to digital stuck-at fault model. The purpose of testing 
fault that connects active component to supply terminal 
~ (stuck-at fault) i s  to investigate the characteristic of the 
output response, whether can successful model analogue 
fault to logic level. The approach is to sensitise primary 
input with an arbitrary frequency square-wave as stiniuli 
and observes output signature in transient and frequency 
response in order to distinguish Go or No-GO. It is a 
simple method to accelerate production test without any 
extra ckcuiky. This approach has been implemented to 
a frequency-dependant circuit (Buttedworth low pass 
filter) in order to verify its functionability. 
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1. INTRODUCTION 
Testing analogue integrated circuits i s  a challenging 
work a5 to consider about circuit performance need to be 
measured and verified functionality of the circuit under 
test (CUT). This always requires longer test time in 
production as compare to digital systems. With the 
limitation of testable input, the analogue testing has 
reached a crucial point and that’s why DFT and BIST 
are main concentration in analogue testing. However, 
these two techniques require area overhead in which 
area of die becomes crucial. 
Transient response strategy i11 testing analogue circuit 
becomes an issue since numerous- of information can be 
abstracted from this domain. According to [I], since the 
input is a sequence of pulse two basic parameters can be 
varied: amplitude and width. In 121, the author tests 
analogue circuit by changing amplitude stimuli that is 
not suitable for testing on existing digital tester. In [1][3- 
41, authors proposed a method similar to this paper’s 
scope (by changing pulse frequency), but they used 
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pseudo-random binary sequence (PRBS) as stimuli and 
enhance the capture response by using ADC. 
The idea of this paper is to introduce a simple test to 
evaluate the CUT performance using digital model. The 
advantage o f  this approach i s  to test analogue CUT 
without extra circuitry and test tools, as square-wave 
stimuli is available in digital tester. 
This paper is organized in the following way: Section I1 
explains the idea of digital modelling [ I ]  and test 
methodology, while Section 111 presents the test results 
and discussion. Section IV concludes the paper. 
11. MODELING METHODOLOGY 
The idea of digital modelting was proposed by A. P. 
Dorey et a1 [ I ] .  They proposed to model analogue faults 
as digital catastrophic fault (Stuck-at 0 and Stuck-at 1). 
Logic 
Level 
Value t hJecled 
Fault 
(short, OPCII, stuck-at I ,  stuck-at 0) 
Fig. ‘1. Digital model of analogue faults 
The proposed approach as shown in Fig. I is  based on 
pulse or square-wave to stimulate primary input CUT. 
Digital circuits can generate this stimulus. Therefore, a 
conventional arialogue signal generator is not required to 
generate the test stimuli, 
The upper limit of the faults resistor for stuck-at fault 
has to be calibrated and i t  is show in Table f for the 
unity gain analogue filter. Analogue faults (short and 
open) are also introduced to verify that this detectable 
fault can be observed at the output as well. 
The amplitude of output response of the faulty circuit 
would either shift up and down from its nominal fault 
free response. This is  the key of digital modelling. 
Output response is then translated to logic level. 
Threshold value can be.arbitrary depends on technology 
applied either TTL or' CMOS, to distinguish output 
response to either logic 1 or iogic 0. 
Node 
2 
3 
4 
Afterwards, by using conventional fault dictionary 
method, it can verify output response in logic form to 
detect fault, but test method is not the main point of 
discussion. By modelling analogue circuit and faults 
using digital modelling, it not only reduces required 
memory size for digital ATE but also cuts short testing 
time. 
Fnul! J-ee Filulty impedmce Trnnsienr 
inipedonce (Correspondence Yolroge) response 
29.60ka 0.1 - 4.90 kfl Detectable 
(0.0 v - I .o V) 
19.84kfl 0.1 - 2.42 k n  Detectable 
(0.0 v - 1.0 V) 
0.00 n 0.1 - 68.8 Cl Dctectab IC 
r n n v - i  nv) 
111. RESULT AND DISCUSSION 
Node 
Fig. 2 .  Fault free unity gain'Low pass filter with cutoff 
frequency = 1 OOWZ 
A unity gain second order Voltage-Control-Voltage- 
Source (VCVS) low pass filter shown at Fig. 2 is chosen 
as a test vehicle. To verify the practical result, SPICE 
simulator simulates test vehicle and both results are 
compared to support that digital modelling can work 
perfect in this fully analogue circuit. 
Fflidffree Fnuiiy impedflnce rrnnsienf 
impetinnre (Correspondence Volmoge) respomc 
0.1 - 7.97 k 0  L)ctucLablc 
3.5 v - 5.0 v 
0.1 -4 .24  kfi Dctcclahle 
(3.5 V - 5.0 V 
0.1 - 59.4 n Detectable 
(3.5 v - 5.0 v 
I I Table 1.3: Short and open faulty rcsult 
Undctectablc Detcclablc 
R2 Detcctable 
Undetcclablc 
1 5  I C 2  1 Detectable 1 C2 I Undetectable I 
Table 2 .  Simulation result 
I I 
I Short and open Cnulty result I 
No. Slrorr I Open 
I R0 I *  I RD I *  
Dclcctsblc 
R2 Undetectable Detectablc 
Undetectable CI 
c2 Undetectable 
Detectable 
*RO is in parallel with the input stimuli cithcr short or open, i t  would 
not affect voltage dropped or current consumed on the overall circuit 
pcrhrmancc. 
For future expansion, logic 0 is defined for output 
voltage'below or at 1.00 V; logic 1 is defined above or at 
3.50 V. Therefore, output response will translate to logic 
(101010 ...) form in fault free condition. The fault 
would shift the amplitude of the output response either 
upward or downward if a fault is introduced in the CUT. 
Under this circumstance, if a voItage shirt above 3.50 V, 
it is considered as togic 1, otherwise, if it shifts below 
1 .OO V, it would be defined as logic 0. 
Fault that short-to-VGND for example, node 2 in Table 
1.1 can be detected and this is shown in Fig. 3. 
Impedance measurement is the strong evident to prove it 
works. For the faulty impedance of 4.90 ka, as both 
fault free and faulty impedance in parallel, the 
equivalent new impedance for node 2 would be 
approximately 4.20 kD. From basic Ohm Law, if 
resistance drops, voltage for that node decrease and thus, 
when output response is measured, it goes to 
approximate 1.00 V that is considered as logic 0 (it is 5 
V for fault free). In vice versa, it is true for node 2 when 
it is short-to-Vl,D. The ultimate logic for this fault is 
logic 1 (it i s  0 V for fault free) and the result in transient 
response (for faulty impedance = 7.97 kQ) shown in Fig. 
4. 
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They were verified through simulation. Fig. 7 shows the 
siniulatiori response of R2 short and open circuits. 
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Fig. 3 (a): Fault Free 
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- Fig. 3 (b): Faulty for node 2 (Short-to-V") 
I I I 
When R2 is made open and short circuits the transient 
response shows in.Fig. 5 and Fig. 6 respectively. The 
graphs show that only R2 open fault can be detected and 
translated to logic 0. 
I= Y.V Z Y Y I  - - F o o l -  ,=.a.: 3- 
Fig. 5:  Response of R2 Short in transient domain 
From the observation, analogue fauIts such as C1 
(short), C2 (short), RI (open) and R2 (open) in transient 
domain can be detected and modelled to digital value. 
7 (a): Fault Free 
7 (b): Faulty 
Fig. -.7. Response for (a) R2 -open 7 (b) R2-short 
Frequency response of these detectable analogue faults 
shifted from their nominal shape, which can be easily 
identified as compared to fault free. Fig. 8 shows the 
simulation response for R2 (open) in frequency domain. 
It highlights the difference between a fault free response 
and a faulty response due to R2 open circuit. As long as 
test frequency sweeps within the passband of the CUT, 
fault coverage would not be affected. 
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8 (b): Faulty 
Fig. 8. R2 (open) in frequency response 
SOL! faults, which were caused by C2 open, C1 open, R1 
short and R2 short are not suitable to use digital model. 
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From the frequency response, several conclusions could 
be analysed as below: 
1) If the magnitude of the gain of the frequency 
response is below than the fault free gain before 
cutoff or totally shifted out of the nominal shape, it 
is considered detectable. I I.. - .”. . , -. “ I C ” , , . ,  
2) A fault is categorised as detectable in transient 
response if the magnitude substantially different 
from the fault free magnitude. 
3) Fault which only cause the change in the cutoff 
frequency or phase shift would unlikely be detected 
by digital modelling. 
Fig. 9 shows a CUT with* gain = 2 but with cutoff 
frequency 10 kHz. Now, R3 and R4 are choose model 
fault using this propose approach. From the simulation, 
R3 (short) and R4 (open) can successfully model both 
fault to logic 1. This is shown in Fig. 10, while Fig. 11 
shows frequency response for both detectable faults. 
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Fig. 9. CUT with gain =2 
Fig. 10 (a): Fault Free 
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Fig. 10 (b): FauT& (R3-short) 
Fig. 10 (c): Faulty (R4-open) 
Fig. 1 ](a): Fault free 
Fig. 11 (b): Faulty-(R3-short) 
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Fig. 1 1 (c): Faulty (R4-open) 
IV. CONCLUSION 
Fault, which alters the amplitude o f  the frequency 
response, is suitable as digital model. This is supported 
by transient response. In vice versa, fault that does not 
alter the amplitude of the frequency response is not 
suitable as digital model. This is also supported by 
transient response. 
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